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[57] ABSTRACT 
An electronic network is comprised of voltage squaring cir-
cuits, differential amplifiers, square root circuits, a summing 
amplifier with input isolation resistors and an adjustable volt-
age source, interconnected so as to receive at an input ter-
minal strip a set of n parallel and time-varying input signals, 
collectively identifiable as an input signal vector, and to con-
vert said input signal vector into a set of n+l parallel and time-
varying output signals collectively identifiable as an output 
signal vector, said output signal vector having the property of 
being of fixed length in its hyperspace of n+l dimensions and 
also the property of containing all of the information carried 
in the input signal vector. 
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MULTICHANNEL SIGNAL NORMALIZER 
BACKGROUND AND OBJECTS OF THE INVENTION 
This invention relates in general to automatic pattern recog-
nition systems, and in particular to those systems which must 
operate with a multiplicity of parallel input signal voltages 
which vary independently or in only partly correlated ways. 
To use an example of current engineering interest, in 
research toward automatic speech-recognition-provisions for 
verbally instructable control systems, the set of time-varying 
input signals requiring automatic real-time identification may 
be the set of appropriately rectified and filtered outputs of a 
bank of frequency-contiguous band-pass filters driven in 
parallel by the output of a speech amplifier. Alternatively, the 
filter bank might in some situations be replaced by a frequen-
cy dispersive audio delay line fitted with a distribution of 
tapped outputs, and arranged to propagate the lowest frequen-
cies with the least attenuation, in analogy with the basilar 
membrane of the human cochlea. In either case, the mul-
tiplicity of parallel signals generated by a particular phoneme, 
such as the vowel sound "ah," is an example of a particular 
distribution of voltages comprising a linearly arrayed input 
signal pattern, which will be identified in general hereinafter 
as an "input signal vector." Within this context and example, 
it is evident that, as the signal-generating speech is voiced at 
normal dictation speed, the input signal vector swings around 
in both direction and amplitude, thus tracing out a highly con-
voluted n-dimensional geometric structure as time progresses. 
Similar examples are encountered in multichannel telemetry 
systems such as those used in unmanned spacecraft. 
A central object of the invention to be described herein is to 
convert any n-dimensional variable-length input signal vector 
into an n+ I dimensional fixed-length output signal vector 
which, by reason of its tip being known to lie on the surface of 
an n+I dimensional hypersphere, greatly simplifies automatic 
pattern recognition. 
A further object of the invention is to transform or map the 
tip of a variable length input signal vector onto a fixed-radius 
hypersphere in such a way that none of the amplitude-carried 
portion of the original information is lost in the transforma-
tion. 
Still another object of the invention is to provide novel 
means for achieving nearly instantaneous automatic gain con-
trol for a multiplicity of input signals for various applications. 
Other objects and advantages of the invention will become 
evident from the following description of the invention when 
taken in conjunction with the attached drawing. 
BRIEF DESCRIPTION OF THE ORA WING 
The drawing is a block diagram of a circuit network em-
bodying the invention. 
DETAILED DESCRIPTION 
An input block 10 has a selected number of input terminals 
l0A through lOAN for receiving a selected nup-iber of time-
varying input signals which collectively constitute an input 
vector signal. For each input terminal 10A there is a voltage-
squaring circuit 12, identified as 121 through 12.v respectively. 
The design of the voltage-squaring circuits is well known in 
the art, a commercially available example . being Model 
41 00A-1b-010 Quadratron, manufactured by Bourns, Inc., at 
Riverside, California. Each of the voltage-squaring circuits in-
cludes an input, designated as 12A1 through 12A.v respective-
ly, and an output, designated as 12B1 through 12BN respective-
ly. The inputs 12A of the voltage-squaring circuits 12 are con-
nected to the input terminals l0A. 
For each input terminal lOA there is also a voltage-dif-
ference amplifier 14, identified as 141 through 14.v. The design 
of the voltage-difference amplifier 14 is well known in the art 
and one commercially available model is the WCI 15T manu-
factured by the Molecular Electronics Division of 
Westinghouse Electric Company of Elkridge, Maryland. Each 
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designated as 14A, through 14AN respectively, a second input, 
designated as 14B1 through 14BN respectively, and an output, 
designated as 14C, through 14CN respectively. The first input 
terminal 14A of each voltage-difference amplifier 14 is con-
5 nected to the output 12B of a corresponding voltage-squaring 
circuit 12, that is, input 14A, is connected to output 12B1 and 
so forth. 
The numeral 16 indicates an analog square root circuit, 
there being one more analog square root circuit than the total 
10 number of input terminals 10A. The analog square root cir-
cuits are designated as 160 through 16N. Such analog square 
root circuits are well known in the art and are commercially 
available, such as Model 521/523 by Optical Electronics, Inc., 
15 of Tucson, Arizona. Each analog square root circuit has an in-put, designated as 16Ao through 16AN respectively, and an 
output, designated as 16B0 through 16B.v respectively. The in-
puts of all except one of the analog square root circuits 16 
(that is, all except circuit 160 ) are connected to the output 
20 14C of a corresponding voltage-difference amplifier. That is, 
input 16A, is connected to output 14C1, and so forth. 
A voltage source 18 may be of any type of voltage source 
which dependably maintains a preselected potential with 
reasonable accuracy. Such preselected potential is applied to 
25 the second input 14B of each of the voltage-difference am-
plifiers 14. 
The numeral 20 indicates a current-summing amplifier of 
design well known in the art and commercially available, such 
as Model PA223 integrated circuit operational amplifier, 
30 manufactured by the Semiconductor Products Department of 
General Electric Company of Syracuse, New York. The cur-
rent-summing amplifier has an input 20A and an output 20B. 
By means of resistors, designated as 221 through 22.v, the out-
put of each of the voltage-squaring circuits 121 through 12.v is 
35 connected to the input 20A of the current-summing amplifier. 
The output 20B of the summing amplifier 20 is connected to 
the input 16Ao of the analog squa{e root circuit 160• 
An output block 24 is provided having outlet terminals 
24Ao through 24A.v, there being one output terminal for each 
40 analog square root circuit 16. Input block 10 and output block 
24 may not exist physically in the actual embodiment of the in-
vention; that is, input block 10 may be in the form only of the 
collective inputs 12A1 through 12AN of voltage-squaring cir-
cuits 121 through 12N, and in like manner output block 24 may 45 exist only as the outputs 16B0 through 16BN of analog square 
root circuits 160 through 16.v. 
Referring now in particular to the novel aspects of the net-
work illustrated in the drawing, the input signal vector A 
50 presented to the set of input terminals lOA, through lOA.v has its n components represented by individual voltages a, 
through a.v, which in this example will be assumed nonnegative 
but variable, and which are, respectively, the inputs to the 
voltage-squaring circuits 121 through 12.v. The output signal 
55 vector B, made available from the set of output terminals 24A0 
through 24A.v has its n+l components represented by the in-
dividual voltages b0 through b.v, which are, respectively, the 
outputs of the square root circuits 160 through 16N. 
With the exception of 160, each of the square root circuits is 
60 connected to receive its input directly from the output of a 
corresponding voltage-difference amplifier. The input to 
analog square root circuit 160 is the output of the summing 
amplifier 20 which, with the aid of the array of equal 
weighting resistances 22, through 22N, measures the sum of 
65 the outputs of the individual voltage-squaring circuits 121 
through 12N. 
One of the two inputs to each of the voltage-difference am-
plifiers 141 through 14N is obtained directly from adjustable 
voltage source 18 which is maintained at a constant potential 
70 E selected to be not less than the highest level attained by the 
square of any of the individual input voltages a1 through aN 
comprising the input signal vector A. The second of the two 
inputs to each of the voltage-difference amplifiers 141 through 
of the voltage-difference amplifiers includes a first input, 75 
14N is connected directly to the output of the corresponding 
one of the voltage-squaring circuits 121 through 12N. 
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ANALYSIS OF OPERATION OF THE CIRCUIT 
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Applications and/or simple modifications of the illustrated 
network for other useful purposes are apparent in the fields of 
information processing, data communication, pattern recogni-
tion and man-machine interaction. The concept of the inven-
It can be seen that the running variable b0 computed by the 
part of the network comprised by analog square root circuits 
16A0 , summing amplifier 20, resistances 221 through 22N and 
voltage-squaring circuits 121 through 12N is essentially the 
"length" of the input signal vector A; i.e.: 
5 tion described above is also useful in digital computer simula-
tion of adaptive systems having signal-interpretation and fea-
ture-abstraction capabilities. 
II 
bo2 = L ak2 
k=l 
It is understood that the invention is not limited to the 
described specific exemplary embodiment but encompasses 
10 the obvious equivalents of each circuit component and each 
variation of the described circuit. 
It will be also seen that the squared length c2 of the output 
signal vector Bis so comprised that 
What is claimed: 
1. A multichannel signal normalizer circuit capable of 
receiving a set of n parallel and time-varying input signals, col-
c 2 = f bk2 =bo"+ f b,!= f ai+ f (E-ak2 ) = nE, 
k""O k=t k=l k=I 
15 lectively identifiable as an input signal vector, and converting 
such input signal vector into a set of n+l parallel and time-
varying output signals, collectively identifiable as an output 
signal vector, having the property of being of fixed length in its 
hyperspace of n+ I dimensions and also having the property of 
20 containing all of the information carried in the input signal 
vector, the circuit comprising: 
Thus, the "length"' c of the output signal vector B is deter-
mined only by setting E of the adjustable voltage source 18A, 
i.e., c= ..[ril!. 
The tip of the output signal vector B is therefore con- 25 
strained to move about over the surface of a hypersphere of 
radius c in n+ I dimensions, regardless of the manner in which 
the input signal vector A traces out its highly convoluted 
geometric structure in n-dimensions as time progresses. 
Furthermore, this constraint on the length of the output signal 30 
vector is achieved without sacrificing the amplitude-carried 
portion of the information content of the input signal vector 
A. 
The specific embodiment illustrated in the drawing and 
35 described above with frequent reference to time-varying 
parallel inputs is but one convenient application among many 
others which may be foreseen from the concept illustrated. 
For example, the network can easily be converted to receive 
serial inputs rather than parallel inputs by connecting it to a 40 
suitable logic unit controlled by a ring counter to achieve the 
sequential-read-distributive-write function. As another exam-
ple, the circuit illustrated can easily be modified to accom-
modate both positive and negative input voltages by simple 
biasing of all input signals in the positive direction. 45 
Still another application of the illustrated network is to im-
prove the communication speed of existing radiotelemetry 
equipment previously limited to communicating binary-coded 
information at a fixed data rate. The fixed data rate is usually 
chosen to give a high transmission accuracy during occasions 50 
when the most probable signal-to-noise ratio exists in the radio 
link. The otherwise-wasted information-rate capability which 
exists during the substantial fraction of time when the signal-
to-noise ratio of the radio link is above average can be utilized 
advantageously by using any desired additional information of 55 
lower priority to amplitude-modulate the transmitted binary-
coded signal. The illustrated network can then be used at the 
receiver to make the supplementary information carried in the 
amplitude modulation separately available from the 24A0 out-
put terminal, and to make available from the remaining output 60 
terminals (all bk fork ., l) the information originally coded in 
binary form. 
65 
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an input block having a selected number of input terminals 
for receiving a selected number of parallel time-varying 
input signals collectively constituting an input vector 
signal; 
a plurality of voltage-squaring circuits, there being one volt-
age-squaring circuit for each input terminal of said input 
block, each of said voltage-squaring circuits having an 
input and an output, the input of each being connected to 
a different input terminal; 
a plurality of voltage-difference amplifiers, there being one 
voltage-difference amplifier for each of said input ter-
minals and, correspondingly, one for each of said voltage-
squaring circuits, each of said voltage-difference am-
plifiers having a first input, a second input and an output, 
the first input of each voltage-difference amplifier being 
connected to the output of a corresponding voltage-
squaring circuit; 
a selectably variable constant voltage source, the second 
input terminal of each of said voltage-difference am-
plifiers being connected to said constant voltage source; 
a current-summing amplifier having an input terminal and 
an output terminal; 
a resistor between the output of each of said voltage-squar-
ing circuits and the input of said current-summing ampli-
fier whereby the said current-summing amplifier mea-
sures the sum of the outputs of said individual voltage-
squaring circuits; 
a plurality of analog square root circuits each having an 
input and an output, the number of analog square root 
circuits being equal to the number of voltage-difference 
amplifiers plus one, the output of each said voltage-dif-
ference amplifier being connected to the input of an 
analog square root circuit and the output of said current-
summing amplifier being connected to the input of one of 
said analog square root circuits; and 
an output block having a number of output terminals equal 
to the number of input block terminals plus one, each of 
said analog square root circuit outputs being connected 
to an output block terminal, the output block terminals 
collectively providing an output signal vector. 
* * * * * 
